# STELLA MARIS COLLEGE (AUTONOMOUS), CHENNAI – 600 086 (For Candidates admitted during the academic year 2008-09 & thereafter)

**SUBJECT CODE: CS/MC/CO34** 

### B.C.A. DEGREE EXAMINATION – NOVEMBER 2010 THIRD SEMESTER

			REG. NO.:							
	RSE ER	: MAJOR ( : COMPUT	CORE ER ORGAN	IZATION	1					
	E						MAX	X. MARKS: 20		
				CTION -						
		ANS	SWER ON TI	HE QUES	TION P	APER I	TSELF	:		
		R ALL THE		S:				20X1=20		
		se the correct								
1.		execution of in		-	_					
	a) A	LU b) Co	ontrol unit c	) Memory	unit	d) I/O u	ınit			
2.	The pro	cessor in which	ch large numb	er of comp	olex instr	ructions a	are avail	lable is		
	a) RI	SC b) Cl	ISC c) I	Hardwired	d) Mici	roprograi	mmed			
3.	The op	eration involv	ing the memo	ry that trai	nsfers a c	copy of the	he conte	ents of a specific		
	memory	y location to th	ne processor is	8						
	a) St	ore b) M	love c) I	Load	d) Copy	y				
4.	The pro	ocessor contain	ns a register c	alled the _		,	which h	nolds the address		
	of the in	the instruction to be executed next.								
	a) In	struction regis	ster b) p	orogram co	ounter	c) buffer	r d	) None of the		
	ab	oove								
5.	The fas	stest small mei	mory is							
	a) M	ain b) As	ssociative	c) Cac	he	d) Virtua	al			
6.	The inst	truction ADD	X represents							
	a) St	a) Stack organization c) General register organization								
	b) Si	ngle accumula	ator organizat	ion d) No	ne of the	above				
7.	Which	one of the foll	owing input d	evices is u	sed to ca	pture im	ages an	d store them as		
	digital o	data?				-				
	a) So	canners	b) Trackba	11	c) Joyst	tick d	d) mouse	e		
8.	A com	munication lin	k that allows	transmissi	on in eitl	her direc	tion, but	t not at the same		
	time is									
	a) Fu	ıll duplex	b) Half Du	plex	c) Simp	olex d	d) None	of the above		
9.		_		_	_			BUS REQUEST		
	a) Po		aisy chaining		ependent		-	) none of the		
		oove	, .	,	1		J	,		
10.	In	th	ne interface tra	ansfers dat	a into an	d out of	the men	nory unit through		
		nory bus						, ,		
		teruupt-initiat	ed I/O b) I	Programme	ed I/O	c) DMA	. d	) I/O processor		

/2/ CS/MC/CO34

#### II Fill in the blanks

11. A group of lines that serves as a connecting path for several devices is called a
12. A is a list of data elements, with the accessing restriction that elements
can be added or removed at one end of the list only.
13. The performance of a cache memory is frequently measured in terms of a quantity
called
14. VGA stands for
15. When I/O devices and the memory share the same address space, the arrangement is
called

#### **III State True or False**

- 16. Processor circuits are controlled by a timing signal called a clock.
- 17. Machine language use symbolic names and mnemonics.
- 18. Auxilary memory is the central storage unit in a computer system.
- 19. OpenGL is an example of API standards.
- 20. Each I/O device connected to the computer is assigned unique set of address.

\*\*\*\*\*

## STELLA MARIS COLLEGE (AUTONOMOUS), CHENNAI – 600 086 (For Candidates admitted during the academic year 2008-09 & thereafter)

**SUBJECT CODE: CS/MC/CO34** 

#### B.C.A. DEGREE EXAMINATION – NOVEMBER 2010 THIRD SEMESTER

**COURSE : MAJOR CORE** 

PAPER : COMPUTER ORGANIZATION

TIME : 2 HOURS & 40 MINUTES MAX. MARKS: 80

#### **SECTION - B**

#### **ANSWER ANY EIGHT QUESTIONS:**

8X5=40

- 1. What is a bus? Explain single bus structure.
- 2. Explain how the performance of computers is measured using Benchmark programs.
- 3. Explain how instructions are sequenced and executed?
- 4. Explain how condition code flags are used by the processor to keep track about the results of branch operations.
- 5. Discuss the implementation of memory stack.
- 6. Explain with an example arithmetic pipeline.
- 7. Explain the principle and working of non-impact printers.
- 8. Write a short account of joystick and touchpad.
- 9. Illustrate the concept of Interrupts with an example.
- 10. Discuss briefly Synchronous bus.

#### SECTION - C

#### **ANSWER ANY FOUR QUESTIONS:**

4X10=40

- 11. Explain the different functional units of a digital computer.
- 12. Define addressing mode. Explain the various addressing modes with examples.
- 13. Discuss the various mapping techniques used in the organization of cache memories.
- 14. Explain Associative memory and illustrate how reading and writing takes place.
- 15. Explain Synchronous and asynchronous data transmission.
- 16. Explain DMA and the use of DMA controllers in a computer system.

\*\*\*\*\*\*