STELLA MARIS COLLEGE (AUTONOMOUS) CHENNAI - 600086.
(For candidates admitted during the academic year 2004-05 \& thereafter)
SUBJECT CODE : PH/MC/ES54

## B.Sc. DEGREE EXAMINATION NOVEMBER 2008 <br> BRANCH III - PHYSICS <br> FIFTH SEMESTER

REG. No. $\qquad$

COURSE : MAJOR - CORE
PAPER : ELECTRONICS
TIME

## SECTION - A

## TO BE ANSWERED IN THE QUESTION PAPER ITSELF

## ANSWER ALL QUESTIONS: <br> $(30 \times 1=30)$

I CHOOSE THE CORRECT ANSWER:

1. In a common base connection $1_{E}=1 \mathrm{~mA}$ and $1_{C}=0.95 \mathrm{~mA}$. The value of $\mathrm{I}_{\mathrm{B}}$ is
a) 1.95
b) 0.95
c) 0.05
d) 0.90
2. In a common base connection $\mathrm{l}_{\mathrm{C}}=0.95 \mathrm{~mA}$ and $\mathrm{I}_{\mathrm{E}}=1 \mathrm{~mA}$. The value of $\alpha$ is
a) 0.05
b) 1.0
c) 1.95
d) 0.95
3. The Collector of a NPN Transistor is
a) intrinsic
b) lightly doped
c) heavily doped
d) moderately doped
4. We have $\beta$ as given by
a) $1 / 1-\alpha$
b) $\alpha / 1-\alpha$
c) $1 / 1+\alpha$
d) $\alpha / 1+\alpha$
5. If $\alpha=0.98$, the value of $\beta$ is as given below
a) 98
b) 50
c) 49
d) 0.02
6. If the value of $\beta=50$; and $1_{\mathrm{B}}=20 \mu$, the value of $\mathrm{I}_{\mathrm{E}}$ is given by
a) 1 mA
b) 1.2 mA
c) 1.02 mA
d) 0.98 mA
7. The point of intersection of a dc and ac load lines is called as
a) Pinch-off point
b) Cut-off point
c) Operating point
d) Firing point
8. In a RC coupled voltage amplifier, the voltage gain over mid frequency range is
a) increasing
b) decreasing
c) constant
d) erratic
9. Stabilization makes the Operating point,
a) independent
b) dependent
c) constant
d) compensated
10. For Voltage amplification, a Transistor in CE mode should have its collector junction
a) forward biased
b) reverse biased
c) open circuited
d) shorted
11. Thermal runway is caused mainly by
a) base current
b) collector current
c) collector leakage current
d) $I_{E}$
12. Negative resistance behavior is experienced in the 1-V characteristic of
a) JFET
b) MOSFET
c) BJT
d) UJT
13. In general a MOSFET can function in the following mode of operation,
a) depletion only
b) enhancement only
c) both depletion \& enhanced modes
d) none
14. No. of Flip flops required to store a decimal number 2008 in a binary register is
a) 4
b) 8
c) 10
d) 11
15. CMRR serves as a figure of merit of a
a) voltage amplifier
b) power amplifier
c) difference amplifier
d) current amplifier

II FILL IN THE BLANKS:
16. In a RC coupled amplifier the Capacitor connected in $\qquad$ to the emitter Resistance in the self bias arrangement is called the by-pass capacitor.
17. UJT fires when its emitter junction is $\qquad$ biased.
18. The Gate-Source junction of a JFET is always $\qquad$ biased.
19. The sum of Products form leads to $\qquad$ network.
20. In closed loop application of OPAMP, the voltage at its two input terminals are
$\qquad$ .

III STATE TRUE OR FALSE:
21. JFET is a bi-polar device.
22. DC load line is steeper the AC load line.
23. Thermal runway in encountered in FET also.
24. NOR gate is one of the basic gates.
25. Integrators are preferred over Differentiators is solving differential equations.

IV ANSWER THE FOLLOWING BRIEFLY:
26. Draw the circuit to get an OR function using NAND gate.
27. What happens to the content of a register after performing Left Shift operation Thrice?
28. Why is base of a transistor made thin?
29. Draw the circuit of a unity gain non-inverting amplifier using OP AMP.
30. Define Intrinsic stand-off ratio of a UJT.

## $\times \times \times \times \times \times$

STELLA MARIS COLLEGE (AUTONOMOUS) CHENNAI - 600086. (For candidates admitted during the academic year 2004-05 \& thereafter)

## SUBJECT CODE : PH/MC/ES54

## B.Sc. DEGREE EXAMINATION NOVEMBER 2008 <br> BRANCH III - PHYSICS FIFTH SEMESTER

## COURSE : MAJOR - CORE PAPER : ELECTRONICS <br> TIME : $21 / 2$ HOURS

MAX. MARKS : 70

## SECTION - B

## ANSWER ANY FIVE QUESTIONS:

$$
(5 \times 5=25)
$$

1. A Transistor is connected in common emitter (CE) configuration in which collector supply is 9 V and the voltage drop across resistance $\mathrm{R}_{\mathrm{C}}$ connected in the collector circuit is 0.98 V . The value of $\mathrm{R}_{\mathrm{C}}=1 \mathrm{~K} \Omega$. If $\alpha=0.98$ determine:
i) the collector-emitter voltage $\left(\mathrm{V}_{\mathrm{CE}}\right)$ (ii) the base current $\left(1_{\mathrm{B}}\right)$.
2. Calculate the emitter current in the voltage divider circuit with the following values. $\mathrm{R}_{1}=10 \mathrm{~K} \Omega \quad \mathrm{R}_{2}=10 \mathrm{~K} \Omega \quad \mathrm{R}_{\mathrm{C}}=1 \mathrm{~K} \Omega \quad \mathrm{R}_{\mathrm{E}}=5 \mathrm{~K} \Omega \quad \mathrm{~V}_{\mathrm{CC}}=20 \mathrm{~V}$. Also find the value of $\mathrm{V}_{\mathrm{CE}}$ and collector potential $\mathrm{V}_{\mathrm{C}}$.
3. The following readings were obtained experimentally for a JFET:
$\mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}$ and when $\mathrm{V}_{\mathrm{DS}}=7 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=10 \mathrm{~mA}$; when $\mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{DS}}=15 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=10.25 \mathrm{~mA}$ and when $\mathrm{V}_{\mathrm{GS}}=0.2 \mathrm{~V}$ \& $\mathrm{V}_{\mathrm{DS}}=15 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=9.65 \mathrm{~mA}$. Determine : i) ac drain resistance ii) transconductance and iii) amplification factor.
4. The intrinsic stand-off ratio $\eta$ for a $\mathrm{UJT}=0.6$. If the inter-base resistane is $10 \mathrm{k} \Omega$, what are the values of $\mathrm{R}_{\mathrm{B} 1}$ and $\mathrm{R}_{\mathrm{B} 2}$ ?
5. SIMPLIFY the logic function using K-Map and realize the logic circuit using NAND gates. $\mathrm{F}(\mathrm{ABCD})=\Sigma \mathrm{m}(1,3,7,11,15)$ and don't care $\mathrm{d}(0,2,5)$.
6. Implement (i) EX-OR function using NOR gates. (ii) NOT function using EXOR gate.
7. Using OpAmp IC 741, draw the Analog circuit for the following:
i) An Inverting Amplifier having a gain of - 20 with an input impedance of $10 \mathrm{~K} \Omega$. ii) a Non-Inverting Amplifier with a gain of +20 .

## SECTION - C

ANSWER ANY THREE QUESTIONS:
$(3 \times 15=45)$
8. Explain with diagram the functioning at a R-C coupled transistor amplifier with special reference to its frequency response behaviour.
9. Account for the formation of wedge shaped depletion regions and the channel construction of a JFET.
Explain the mechanism of current flow in a enhancement mode MOSFET.
10. Implement a 4-Bit Parallel Binary Adder/Subtractor circuit using Full Adders \& Ex-OR gates. Explain the functioning of the Circuit with a suitable example.
11. Draw the logic circuit and explain the functioning of the following counters.
i) MOD 5 - Ripple Counter ii) Left - Shift Register.
12. Using OpAmp draw the circuit and explain the working of the following:
i) Adder
ii) subtractor
iii) Inverter
iv) Integrator
v) Differentiator

