STELLA MARIS COLLEGE (AUTONOMOUS) CHENNAI - 600 086. (For candidates admitted during the academic year 2004-05 & thereafter)

SUBJECT CODE: PH/MC/MI54

REG. No._____

B.Sc. DEGREE EXAMINATION NOVEMBER 2007 BRANCH III - PHYSICS FIFTH SEMESTER

I

COURS PAPER TIME	E : :	MAJOR – CORE MICROPROCESS 30 MINS.	ORS	MAX. MARKS: 30	
			CTION - A		
A		BE ANSWERED IN TALL QUESTIONS:	THE QUESTION PAP	ER ITSELF $(30 \times 1 = 30)$	
I C	HOOSE T	THE CORRECT ANS	WER:		
1.	No. of A a) 8	DDRESS LINES in 80 b) 10	085 is c) 16	d) 20	
2.	No. of Hability 2	ARDWARE INTERR b) 4	UPTS in 8085 is c) 6	d) 8	
3.	No. of So a) 2	OFTWARE INTERRU b) 4	JPTS in 8085 is c) 6	d) 8	
4.	No. of Ba	its the Internal DATA b) 8	BUS handles at a time in c) 10	n 8085 is d) 16	
5.	No. of M a) 16	NEMONICS used in t b) 40	he Instruction SET of 80 c) 80	085 is d) 256	
6.	Maximur a) 256	m no. of INPUT POR' b) 512	ΓS supported by direct I c) 1024	/O scheme in 8085 is d) 3	
7. Minimum no. of ADDRESS LINES required for Decoding 8K× 8 ROM Partial decoding is					
	a) 10	b) 12	c) 13	d) 16	
8.	No. of 8 a) 2	Bit I/O ports supported b) 3	l by one 8255 PPI chip i c) 4	d) 8	
9.	No. of Na) 1	on-Maskable interrupts b) 2	s available in 8085 is c) 3	d) 4	
10.	No. of Ba	ITS transferred by a PU b) 4	JSH Instruction is c) 8	d) 16	
11.		the FLAGS in 8085?	cing the content of BC r	eg-pair to 0000 H, affects d) NONE of the flags	

	12.	The Instruction MVI A, 00 H affects which of the FLAGs in 8085? a) ZERO b) CARRY c) AUX CARRY d) NONE of the flags							
	13.	The contents of register $B = 09 \text{ H}$; $C = FF \text{ H}$; after executing the instruction INRC, the content of B register will be							
		a) 00 b) 10 c) 09 d) 0A							
	14.	The contents of register B = 09 H; C = FF H; after executing the instruction INXB, the content of C register will be a) 00 b) 10 c) 09 d) 0A							
		a) 00 b) 10 c) 09 d) 0A							
	15.	The Vector Location of the Hardware Interrupt TRAP is a) 0000 H b) 8000 H c) FFFF H d) 0024 H							
II	FI	LL IN THE BLANKS:							
	16.	The instruction that enables the Serial Out Data transfer through SOD terminal in							
	17.	8085 is The Addressing Mode which uses memory pointer for Data Transfer is							
	10	 · ·							
	18. 19.	The Instruction that does not have Execute Cycle is STACK in 8085 has an array of memory locations assigned to it and the array is							
	1).	called as array.							
	20.	The 16 BIT Accumulator available in 8085 is							
III	ST	TATE TRUE OR FALSE:							
	21.	During MEMORY READ operation IO/\overline{M} Line will be HIGH while \overline{RD} Line							
		will be LOW.							
	22.	The Higher order ADDRESS BUS is Unidirectional.							
	23.	The Higher order ADDRESS BUS is Unidirectional. None of the Data Transfer Instructions will affect any of the FLAGs status.							
		The Higher order ADDRESS BUS is Unidirectional.							
IV	23. 24. 25.	The Higher order ADDRESS BUS is Unidirectional. None of the Data Transfer Instructions will affect any of the FLAGs status. RST4.5 is one of the Maskable interrupts in 8085. Both the INPUT PORT and the OUTPUT PORT can have the same ADDRESS.							
IV	23. 24. 25.	The Higher order ADDRESS BUS is Unidirectional. None of the Data Transfer Instructions will affect any of the FLAGs status. RST4.5 is one of the Maskable interrupts in 8085.							
IV	23. 24. 25.	The Higher order ADDRESS BUS is Unidirectional. None of the Data Transfer Instructions will affect any of the FLAGs status. RST4.5 is one of the Maskable interrupts in 8085. Both the INPUT PORT and the OUTPUT PORT can have the same ADDRESS. NSWER BRIEFLY:							
IV	23. 24. 25.	The Higher order ADDRESS BUS is Unidirectional. None of the Data Transfer Instructions will affect any of the FLAGs status. RST4.5 is one of the Maskable interrupts in 8085. Both the INPUT PORT and the OUTPUT PORT can have the same ADDRESS. NSWER BRIEFLY:							
IV	23. 24. 25. AN 26.	The Higher order ADDRESS BUS is Unidirectional. None of the Data Transfer Instructions will affect any of the FLAGs status. RST4.5 is one of the Maskable interrupts in 8085. Both the INPUT PORT and the OUTPUT PORT can have the same ADDRESS. NSWER BRIEFLY: What is Tri-state Buffer?							
IV	23. 24. 25. AN 26.	The Higher order ADDRESS BUS is Unidirectional. None of the Data Transfer Instructions will affect any of the FLAGs status. RST4.5 is one of the Maskable interrupts in 8085. Both the INPUT PORT and the OUTPUT PORT can have the same ADDRESS. NSWER BRIEFLY: What is Tri-state Buffer?							
IV	23. 24. 25. AN 26.	The Higher order ADDRESS BUS is Unidirectional. None of the Data Transfer Instructions will affect any of the FLAGs status. RST4.5 is one of the Maskable interrupts in 8085. Both the INPUT PORT and the OUTPUT PORT can have the same ADDRESS. NSWER BRIEFLY: What is Tri-state Buffer? Name the RESTART instructions available in 8085.							
IW	23. 24. 25. An 26. 27.	The Higher order ADDRESS BUS is Unidirectional. None of the Data Transfer Instructions will affect any of the FLAGs status. RST4.5 is one of the Maskable interrupts in 8085. Both the INPUT PORT and the OUTPUT PORT can have the same ADDRESS. NSWER BRIEFLY: What is Tri-state Buffer? Name the RESTART instructions available in 8085. How the IC8255 can be SET in BSR mode of operation?							
IV	23. 24. 25. AN 26.	The Higher order ADDRESS BUS is Unidirectional. None of the Data Transfer Instructions will affect any of the FLAGs status. RST4.5 is one of the Maskable interrupts in 8085. Both the INPUT PORT and the OUTPUT PORT can have the same ADDRESS. NSWER BRIEFLY: What is Tri-state Buffer? Name the RESTART instructions available in 8085.							
IV	23. 24. 25. An 26. 27.	The Higher order ADDRESS BUS is Unidirectional. None of the Data Transfer Instructions will affect any of the FLAGs status. RST4.5 is one of the Maskable interrupts in 8085. Both the INPUT PORT and the OUTPUT PORT can have the same ADDRESS. NSWER BRIEFLY: What is Tri-state Buffer? Name the RESTART instructions available in 8085. How the IC8255 can be SET in BSR mode of operation?							

STELLA MARIS COLLEGE (AUTONOMOUS) CHENNAI - 600 086. (For candidates admitted during the academic year 2004-05 & thereafter)

SUBJECT CODE: PH/MC/MI54

B.Sc. DEGREE EXAMINATION NOVEMBER 2007 BRANCH III - PHYSICS FIFTH SEMESTER

COURSE MAJOR - CORE

PAPER **MICROPROCESSORS**

TIME 2 ½ HOURS **MAX. MARKS: 70**

SECTION - B

ANSWER ANY FIVE QUESTIONS:

 $(5 \times 5 = 25)$

- Explain the Addressing Modes supported by 8085 with an example for each. 1.
- Write Assembly Language Instructions to perform the following: 2.
 - a) To multiply the content of C register by 7_{10} without using ADD instruction.
 - b) To exchange the contents of BC reg-pair with HL.
- Explain the statement 'The STACK grows Downwards'. 3.
- Write a suitable time delay subroutine program and call it to generate a 500Hz 4. square wave. Frequency of the crystal used is 2MHz? Account for the delay.
- Define Exhaustive decoding. Draw the decoder arrangement for interfacing a 5. 4K×8 ROM with 8085. If the starting address of the ROM is 0000 H, what is its END address?
- 6. Write program to convert a 2 digit BCD number stored in memory at location DATA to its HEX equivalent number and store the result in memory at location HEX.
- 7. List the difference between direct I/O and Memory mapped I/O.

SECTION - C

ANSWER ANY THREE QUESTIONS:

 $(3 \times 15 = 45)$

- 8. Discuss the salient features available in the PPI chip 8255 with its functional block Diagram. Explain the Mode 0 operation of 8255 with suitable examples.
- 9. Explain the interrupt circuit available in 8085 along with the masking features incorporated in the circuit. Explain how the hierarchy of interrupt can be altered.
- 10. Draw the hardware set up required to interface a DAC with 8085 and write the required software to produce a positive ramp.
- Bring out the differences between the following pairs of instructions: 11.
 - a) LHLD address and LDA address
 - b) LDAXD and LXID, dB
 - c) ADD D and DAD D
 - d) RST 5 and CALL, 5555 H
- 12. Write an assembly language program to arrange an array of 15 numbers stored in memory in ascending order. Then move the arranged set of numbers to a new block of memory.
