STELLA MARIS COLLEGE (AUTONOMOUS) CHENNAI - 600 086. (For candidates admitted during the academic year 2011-12)

SUBJECT CODE: 11PH/MC/SE64

B.Sc. DEGREE EXAMINATION APRIL 2014 BRANCH III - PHYSICS SIXTH SEMESTER

			REG. No							
COUR PAPEI		SEMIC		OR ELEC	CTRONICS	D. J. A. S. T. D.	LADIZC 40			
TIME	:	30 MIN	NS.			MAX. N	IARKS: 30			
SECTION – A TO BE ANSWERED IN THE QUESTION PAPER ITSELF										
	ER ALL QU hoose the Cor						$(30 \times 1 = 30)$			
1.	A JFET is (a) a unipola (c) a current		d device		(b) a voltage (d) both a &		l			
2.	In voltage div connected to (a) the supply (c) the transis	vcc) oper voltage	is too high		e upper voltage (b) the transis (d) transistor	stor goes in				
3.	Consider the (i) choice of (iv) AC input voltage or potential (a) 1,3,2 &4	device value t amplitude wer, their	lve or transis de. Given the correct sequent	stor (ii) Clue specific uence whi	ations of outp le designing a	out frequence an amplifie	DC Q -Point by and output r will be d) 3,1,4&2			
4.	The main function of the coupling capacitor in an RC coupled emitter amplifier is to (a) Increase the input impedance (b) increase the output impedance (c) increase the gain of the amplifier (d) DC isolation									
5.	The unit of v (a) Volts	oltage ga	in is (b) mho		(c) ampere	(d)	none of these			
6.	A npn transis (a) 0.06mA	tor circui	t has $\alpha = 0.9$ (b) 0.003m				l _b is d) 0.03mA			
7.	To work as a (a) The active (c) cut –off r	e region	plifier, a tra	nsistor m	ust operate in (b) the satura (d) none of t		1			
8.	For cascading (a) CE config (c) CC config	guration	uld use		(b) CB confi (d) all of the	-				

	9.	(a) has appos	l line of an amplifier o sitive slope contain a Q –point	circuit		s a curvature s a negative slope	
	10.	The resolution (a) A 8 bit conduction (c) A 12 bit	onverter	is approximatel	tely 0.45% of its full scale range. It is (b) A 10 bit converter (d) A 16 bit converter		
	11.		adder D/A converter, for all the digital inpuch input		nce is (b)R for each (d) 3R for each		
	12.	(b) consist of (c) never co	verter of only D/A converter of only D/A converter ntains D/A converter sist of only D/A conv	along with some	e other compone	ent	
	(d) variable						
14. The highest possible impedance is achieved with the (a) inverting amplifier (b) non-inverting amplifie (c) Differential amplifier (d) voltage follower							
	15.	The power s (a) +5V	upply to op-amp is (b) -5V	(c) +2V	(d) du	al power supply	
II	Fi	ll in the blan	ks:				
	17. 18. 19.	The input ca In JFET who The voltage unity.	asing represents pacitor in an amplifier on drain voltage equals with the incurgain of a non – invert on of a 10 bit A/D con	r is the s the pinch off verease in drain voing Voltage Op-	capacit oltage, then drai ltage. amp is always _	n currentthan	
III	S	tate whether	true or false:				
	22. 23. 24.	bias. RC coupling In an UJT th The highest	factor of a collector f is used for power am e P- type emitter is h possible impedance is ing amplifier the inpu	aplification. neavily doped. s achieved with r	non-inverting am	nplifier.	

II

..3

IV Answer briefly:

26. Define Load line.

27. Define Current Gain.

28. What is Intrinsic Stand- off ratio?

29. Define CMRR.

30. Define Resolution.

\

STELLA MARIS COLLEGE (AUTONOMOUS) CHENNAI – 600 086. (For candidates admitted during the academic year 2011-12)

SUBJECT CODE: 11PH/MC/SE64

B.Sc. DEGREE EXAMINATION APRIL 2014 BRANCH III - PHYSICS SIXTH SEMESTER

COURSE: MAJOR – CORE

PAPER: QUANTUM MECHANICS AND RELATIVITY

TIME : $2\frac{1}{2}$ HOURS MAX. MARKS : 70

SECTION - B

ANSWER ANY FIVE QUESTIONS:

 $(5 \times 5 = 25)$

- 1. For the transistor amplifier $R_1 = 10 \text{ K}\Omega$ and $R_2 = 5\text{K}\Omega$ and $R_C = 1\text{K}\Omega$ and $R_L = 1\text{k}\Omega$ $R_E = 2\text{K}\Omega$ and $R_L = 1\text{K}\Omega$ (i) Draw DC load line (ii) Determine the operating point.
- 2. In a transistor amplifier, when the signal changes by 0.02V the base current changes by 10 μA and collector current by 1mA.If collector load $R_C = 5 K$ and $R_L = 10 K$. Find current gain, input impedance and voltage gain.
- 3. Explain how UJT works as a relaxation oscillator.
- 4. A JFET has parameters of $V_{gs(off)}$ equal to -20V and I_{dss} =12mA.Plot the transconductance curve for the device using V_{GS} values of 0V,-5V,-10V,-15V and -20V.
- For the given Op-amp parameters find the closed loop gain, input impedance and CMRR.

$$A_{CM} = 0.001, A_{OL} = 180,000, Z_{in} = 1M\Omega, Z_{OUT} = 80\Omega(max)$$
 slew rate = 0.5V/µs

- 6. Explain how op- amp can be used as Integrator.
- 7. An R-2R DAC network has $R = 10K\Omega$ (a) Calculate the current that flows in each parallel resistor if the reference voltage is +5V and all the switches are at logical 1. (b) Calculate the output voltage when the input digital word is 1010.

SECTION - C

ANSWER ANY THREE QUESTIONS:

 $(3 \times 15 = 45)$

- 8. What is transistor biasing? Explain base resistor method and voltage divider method in detail.
- 9. With a neat diagram, explain single stage RC coupled amplifier in detail and also draw the frequency response curve of the amplifier.

- 10. (i) Describe the working of a JFET (5)
 - (ii) Draw the V-I Characteristics of an N channel JFET and explain the regions of importance.
 - (iii) Define Drain resistance and transconductance in JFET.
- 11. (i) Give the characteristics of an Ideal Op amp (ii) Draw the circuit of summing amplifier and subtract or and derive the equation for the output voltage of each circuit.
- 12. Describe the operation of counter type A/D converter in detail.

