STELLA MARIS COLLEGE (AUTONOMOUS) CHENNAI – 600 086. (For candidates admitted during the academic year 2011-12)

SUBJECT CODE: 11PH/MC/MM54

B.Sc. DEGREE EXAMINATION NOVEMBER 2013 BRANCH III - PHYSICS FIFTH SEMESTER

			REG	REG. No							
COUR		MAJOR - CORE	long the latence	AMED OF A FID C							
PAPEI TIME		MICROPROCESS 30 MINS.	RS AND MICROCONTROLLERS MAX. MARKS: 30								
IIVIE	:		CTION – A	IVIAA, IVIAKKS : 3U							
	TO BE ANSWERED IN THE QUESTION PAPER ITSELF										
ANSWER ALL QUESTIONS: $(30 \times 1 = 30)$											
I. CHO	OOSE THE CO	ORRECT ANSWEI	R:								
1	T . 10005										
1.	Intel 8085 is a		h) 1 hit micron	roggggr							
	a) 8 bit microprocessorc) 16 bit microprocessor			b) 4 bit microprocessord) 32 bit microprocessor							
			a) 32 of infero	processor							
2.	What is the ad	dressing mode of the	e instruction PCHL?								
	a) Implicit	b) Immediate	c) Register	d) Register indirect							
2	Maximum memory which can be connected with 8085										
3.	a) 2kB	mory wnich can be c b) 4kB	c)32 kB	d) 64 kB							
	a) 2KD	0) 4KD	C)32 KB	u) 04 KD							
4.	Which of the following instructions may be used to save the content of accumulator										
	onto the stack		·								
	a) PUSH PSW	b) POP rp	c) PUSH rp	d) POP PSW							
_	A single instruction to clear the lower four bits of the accumulator in 8085 is										
5.	a) XRI 0FH	b) ANI F0H		d) ANI 0FH							
	a) ARI OI II	U) ANT FOIT	C) ARI FOII	u) ANI OITI							
6.	Which of the following instructions may be used for clearing accumulator content?										
	a) XRA A	b) SUB A	c) MVI A, 00H	d) all of these							
_	Number of address and data lines needed to interface memory of 2K x 8 is										
7.				•							
	a) 10,8	b) 12, 16	c) 12,8	d) 11,8							
8.	Which of the following instructions will not be there in a memory-mapped I/O										
	system?	<i>G</i>		J TI							
	a) IN	b) OUT	c) both a & b	d) none of these							
0	Small de lite falls and a 2055 11 1 199 11 1 1 1 1 1 1 1 1 1 1 1 1 1										
9.	Specify the bit of the control word for 8255, which differentiates between the I/O mode and the BSR mode?										
	a) D ₀	b) D ₄	c) D ₆	d) D ₇							
	<i>u)</i> D ₀	<i>5)</i> D ₄	<i>U</i>) <i>D</i> ₀	<i>a, D</i> ,							
10.		ot has highest priorit	y?								
	a) TRAP	b) INTR	c) RST 7.5	d) RST 6.5							

	11.	Vector address for R	ST2 is						
		a) 0008H		c) 0018H	d) 0028H				
	12.	2. Which of the following is not a vectored interrupt?							
		a) INTR	b) RST 3	c) RST 7.5	d) TRAP				
	13. Indicate which of the following registers are bit addressable in the 8051.								
		a) A	b) B	c) PSW	d) all of these				
	14. On power up, which of the register banks is used?								
		a) Bank 0	b) Bank 1	c) Bank 2	d) Bank 3				
	15.	The 8051 has	on chip timer(s).						
	10.		b) 2	c) 1	d) none of these				
Π.	FII	LL IN THE BLANKS	S:						
,									
		6 pin is used for demultiplexing of address and data bus.							
	17. The Rotate operations are performed in register.								
	18. The size of the control word register of 8255 is bits wide.								
	19. In the 8085 interrupt is nonmaskable.								
	20.	The byte addresses as	ssigned to the SFR are	e to	·				
Ш	. ST	CATE WHETHER T	RUE OR FALSE:						
	21.	21. The data bus of an 8085 microprocessor is bidirectional.							
	22.	22. Program counter is used to store the instructions.							
	23.	23. Port C in the 8255 is not bit addressable.							
	24.	4. In the 8085, the software interrupt cannot be disabled.							
	25.	5. The PSW is an 8 bit register in the 8051.							
IV	. AN	NSWER BRIEFLY:							
	26.	Show the bit position	as of various flags in 8	085 flag register.					
		_	-						
	27. Find the content of the accumulator after execution of the following program? MVIA, 0EH								
		RAL							
		SUB A							

28. Differentiate exhaustive and partial decoding.

29. Explain DI and EI.

30. List the features of an 8051 microcontroller.

xxxxxx

STELLA MARIS COLLEGE (AUTONOMOUS) CHENNAI – 600 086. (For candidates admitted during the academic year 2011-12)

SUBJECT CODE: 11PH/MC/MM54

B.Sc. DEGREE EXAMINATION NOVEMBER 2013 BRANCH III - PHYSICS FIFTH SEMESTER

COURSE : MAJOR - CORE

PAPER : MICROPROCESSORS AND MICROCONTROLLERS

TIME : 2½ HOURS MAX. MARKS : 70

SECTION - B

ANSWER ANY FIVE QUESTIONS:

 $(5 \times 5 = 25)$

- 1. Explain the different types of addressing modes available in 8085 with suitable examples.
- 2. Write an 8085 assembly language program, which takes the data from memory location 8100H, and divides this byte by 4, and stores the result at memory location 8150H & 8151H.
- 3. State the differences between memory mapped I/O and I/O mapped I/O.
- 4. Explain the RIM and SIM instructions with their formats.
- 5. How stacks are accessed in the 8051? Which register bank conflicts with the stack?
- 6. Bring out the differences between a) CALL and Return b) Conditional Jump and Unconditional jump in 8085 microprocessor.
- 7. Write an 8085 assembly language program to perform 16 –bit addition on the following data 1020H and 2030H. Store the result in H and L register.

SECTION - C

ANSWER ANY THREE QUESTIONS:

 $(3 \times 15 = 45)$

- 8. With the help of a functional block diagram, explain the internal architecture of 8085 microprocessor.
- 9. Write an 8085 assembly language program with proper comments to arrange N numbers in ascending order.
- 10. Explain with a block diagram the programmable peripheral interface 8255 and also Illustrate the different modes of operation.
- 11. With necessary circuit diagram, explain the 8085 interrupts system in detail.
- 12. Discuss the internal and external memory organization of 8051.