STELLA MARIS COLLEGE (AUTONOMOUS) CHENNAI – 600 086. (For candidates admitted during the academic year 2011-2012 and thereafter)

SUBJECT CODE: 11PH/MC/BE14

REG. NO._____

B.Sc. DEGREE EXAMINATION NOVEMBER 2013 BRANCH III - PHYSICS FIRST SEMESTER

COURSE : MAJOR CORE

	APER IME	:	30 MINUTES		MAX. MARKS: 30			
A	NSWER <u>A</u>			HE QUESTION PAPER ITS	SELF (30x1=30)			
CHOOSE THE CORRECT ANSWER:								
1.	To get the (a) Short the (c) Short the	he load		(b) Open the load resistor(d) Open the voltage source				
2.	2. The open circuit voltage at the terminals of load R _L in a network is 30v. Under the conditions of maximum power transfer, the load voltage will be							
	(a) 30v		(b) 10v	(c) 5v	(d) 15v			
3.	Maximum (a) 5 ohm	power	will be transferred from (b) 20 ohm	m a load of 10 ohm resistance (c) 10 ohm	to a load of (d) 40 ohm			
4.	The binary (a) 29	/ numbe	er 11101 is equivalent (b) 12	to decimal number (c) 21	(d) 27			
5.	The inputs (a) OR gat		NOR gate are connected (b) NOT gate	ed together. The resulting circust (c) AND gate	uit is (d) EX – OR gate			
6.	The NANI (a) AND g	_	s AND gate followed (b) NOT gate		(d) OR gate			
7.	In the Boo (a) 1	lean ex	pression $Y = AB + AB$ (b) 0	B, If $A = 0$ and $B = 1$, then Y (c) either 1 or 0	is equal to (d) none of these			
8.	A + A.B (a) B	=	(b) A + B	(c) A -B	(d) A			
9.	The output (a) sum and (c) barrow	d carry	Il subtractor gives	(b) carry only (d) difference				
10). A JK flip (a) J=1,F	_	s in the toggle condition (b) J=K=1	on when (c) J=K=0	(d) J=0,K=1			
11	(a) 7	ruct mo	d – 9 counter, the num (b) 5	ber of flop flops necessary are (c) 4	(d) 22			

12.	The ripple counter which	counts 0 to 7 is		
	(a) 3 bit ripple counter		(b) 4 bit ripple counter	
	(c) 7 bit ripple counter		(d) 8 bit ripple counter	
13.	The integrated circuit wh	nich contains 100 to	1,00,000 circuit is called as	
	(a) SSI	(b) MSI	(c) LSI	(d) VLSI
14.	In ICs the component wh	nich cannot be integr	ated directly is	
	(a) diode	(b) transistor		(d) inductor
15.	In the following, the line	ear IC is		
	(a) OP AMP	(b) NAND	(c) EX – OR	(d) NOR
FII	LL IN THE BLANKS:			
16.	To get Thevenin voltage	, you have to	the load resistor	
	In Boolean algebra, A +			
	In K- map a group of fo			
	Flip flop is also called as			
20.	The foundation on which	n an IC is built is call	ed	
CT			TOUE OD EALCE.	
	ATE WHETHER THE I Efficiency at maximum p			
	The NAND gate is a univ		0	
	Karnaugh map is a techn	•	differential equations	
	Race around problem occ		_	
25.	In monolithic ICs all cor	mponents are fabricat	ed by diffusion process.	
AN	SWER BRIEFLY:			
	State Ohm's law.			
27.	Write the one's complem	ent of 11010.		
20	What is DOCO			
28.	What is POS?			
29.	What is a shift register?			
30.	What is SSI?			

STELLA MARIS COLLEGE (AUTONOMOUS) CHENNAI – 600 086. (For candidates admitted during the academic year 2011-2012 and thereafter)

SUBJECT CODE: 11PH/MC/BE14

B.Sc. DEGREE EXAMINATION NOVEMBER 2013 BRANCH III - PHYSICS FIRST SEMESTER

COURSE : MAJOR CORE PAPER : ELECTRONICS - I

TIME : 2½ MINUTES MAX. MARKS : 70

SECTION - B

ANSWER ANY FIVE QUESTIONS:

(5x5=25)

- 1. State and prove Thevenin's theorem.
- 2. Perform the following operations
 - (i). Divide 101101 by 101
 - (ii). Multiply 11101 by 101
- 3. Simplify the following Boolean

$$Y = AB + BC + CA$$

4. Minimize the Boolean expression using karnaugh map.

$$f(ABCD) = (1, 5, 10, 11, 14, 15)$$

- 5. Draw the parallel four bit binary adder logic circuit with full adder and half adder block diagrams and add 1001 and 1010.
- 6. Explain the function of decade counter with logic circuit and truth table.
- 7. Explain, how integrated resistor and capacitor are made.

SECTION - C

ANSWER ANY THREE QUESTIONS:

(3x15=45)

- 8. State and explain
 - (i). Kirchoff's law
 - (ii) Norton's theorem.
- 9. Explain, how NAND and NOR gates are used as universal building blocks.
- 10. State and prove DeMargan's theorem with equivalent logic circuit and truth table.
- 11. Explain the function of right shift and left shift register with logic circuit, wave form and truth table.
- 12. Explain different stages of fabrication of monolithic integrated circuit.
