# STELLA MARIS COLLEGE (AUTONOMOUS) CHENNAI – 600 086. (For candidates admitted during the academic year 2008-09)

**SUBJECT CODE: PH/MC/EL64** 

## B.Sc. DEGREE EXAMINATION APRIL 2011 BRANCH III - PHYSICS SIXTH SEMESTER

			REG. NO						
COURSE PAPER TIME	: :	MAJOR – CORE ELECTRONICS-II 30 MINS.	SECT	ION – A	MAX	. MA	RKS : 30		
TO BE ANSWERED IN THE QUESTION PAPER ITSELF:									
ANSWER A	LL QU	JESTIONS:				(30	x 1 = 30		
І СНО	OSE T	HE CORRECT ANSV	VER:						
1. The stabili (a) collec (c) Emitte	tor base		,	) fixed bias ) none of th					
2. In the follo (a) fixed b (c) emitter	oias	iasing circuit, which one	(l	e advantages o) collector d) none of th	to base		eircuit		
3. The dc loa (a) has a n (c) is a cur	egative			not contain s graphic rel					
<ul><li>(a) Amplif</li><li>(b) Amplif</li><li>(c) Amplif</li></ul>	ier allov ier incr ier incr	owing statement is not ows a small input signal the ease the amplitude of a cease the amplitude of a cerates oscillation	to control a desired ac	signal volta	age	ower	in the output		
5. In RC coup known as (a) zener e		plifier, the increased ca (b) avalanche effect		of the collection of the colle		-	ction is tunnel effect		
(b) The vol (c) The vol	tage gai tage ga tage gai	plifier, n is stable in mid freque in is stable in lower free n is stable in upper free n is constant always.	quency ran	nge					
7. FET opera (a) minorit		rs only	(1	o) majority (	carriers	only			

(c) both majority and minority carriers

(d) none of the these.

8. The drain current remains constant (a) below the pinch – off voltage (c) At lower level drain voltage	<ul><li>(b) above the pinch – voltage</li><li>(d) none of these.</li></ul>					
9. The device which has negative resistance (a) FET (b) SCR	region is (c) TRANSISTOR	(d) UJT				
<ul><li>10. OP AMP is a</li><li>(a) positive feedback amplifier</li><li>(c) push – pull amplifier.</li></ul>	<ul><li>(b) direct coupled negative feedback amplifier.</li><li>(d) power amplifier.</li></ul>					
11. OP AMP has  (a) infinite input impedance (c) zero band width	<ul><li>(b) zero gain</li><li>(d) infinite output impedance.</li></ul>					
12. The feed back path of an op amp integrat (a) a resistor (b) a capacitor		(d) a transistor.				
13. For a two bit DAC, the output voltage for (a) 5v (b) 10v	or binary 10 with 10v r (c) 0v	range is (d) 1v				
<ul> <li>14. In R – 2R ladder type DAC</li> <li>(a) wide range of resistors required</li> <li>(c) only two values of resistor required</li> </ul>		e of resistors required es of resistor required				
<ul><li>15. ADC is considered as a</li><li>(a) decoding device</li><li>(c) waveform generator</li></ul>	<ul><li>(b) encoding divider</li><li>(d) voltage multiplier</li></ul>					
II. FILL IN THE BLANKS:						
<ul> <li>16. In order to provide distortionless amplification the of a transistor must be biased properly.</li> <li>17. In RC coupled amplifier the coupling capacitor transmit the but block the</li> <li>18. UJT has frequently used as oscillator.</li> <li>19 is classified as a linear amplifier.</li> <li>20 amplifier is used with a binary weighted network in a DAC.</li> </ul>						
III. STATE WHETHER TRUE OR FA	ALSE:					
<ul> <li>21. dc load line is a straight line joining the c</li> <li>22. In RC coupled amplifier the voltage gain frequency range over which it operates.</li> <li>23. The simulation of the UJT is a variable v</li> <li>24. op amp. can be used for amplifying both</li> <li>25. In DAC Opamp is simply working as dis</li> </ul>	of the amplifier does oltage divider. ac and dc inputs.					

## IV. ANSWER THE FOLLOWING:

26. What is stability factor?

27. What is an amplifier?

28. Define 'Drain resistance'

29. Define CMRR.

30. What is the difference between ADC and DAC?

## STELLA MARIS COLLEGE (AUTONOMOUS) CHENNAI – 600 086. (For candidates admitted during the academic year 2008-09)

**SUBJECT CODE: PH/MC/EL64** 

## B.Sc. DEGREE EXAMINATION APRIL 2011 BRANCH III - PHYSICS SIXTH SEMESTER

COURSE : MAJOR – CORE PAPER : ELECTRONICS-II

TIME : 2 ½ HOURS MAX. MARKS : 70

### **SECTION - B**

### **ANSWER ANY FIVE QUESTIONS:**

 $(5 \times 5 = 25)$ 

- 1. Explain dc and ac load line with suitable diagram.
- 2. Draw the single stage transistor amplifier circuit and explain its function.
- 3. Give any five difference between FET and bipolar transistor.
- 4. Determine the drain resistance of the FET for
  - (i)  $V_{GS} = 0v$ , at  $V_{DS} = 5v$  and  $I_D = 0.2$  mA.
  - (ii)  $V_{GS} = -2v$  and  $V_{DS} = 8v$  and  $I_D = 0.1$  mA.
- 5. For an UJT,  $\,\eta$  = 0.8 , VP = 10. 3 v and  $R_{B2}$  = 5 kilo ohm. Determine  $R_{B1}$  and  $V_{BB}$ .
- 6. Calculate the output voltage of an op amp, summing amplifier for  $V_1 = 1v$ ,  $V_2 = 2v$ ,  $V_3 = 3v$ ,  $R_1 = 500$  kilo ohm,  $R_2 = R_3 = R_f = 1000$  kilo ohm.
- 7. For a 4 bit DAC, what is the output voltage, if the input binary word is 0111 (output range is 0 to 20 v.)

#### SECTION - C

### **ANSWER ANY THREE QUESTIONS:**

 $(3 \times 15 = 45)$ 

- 8. With necessary circuit diagram, explain the voltage divider bias method. Arrive its stability factor.
- 9. Draw the circuit diagram of RC coupled amplifier and explain its function.. Derive the equation for its voltage gain at mid frequency region only.
- 10. What is FET? Explain the construction, working and output characteristics of a FET.
- 11. Draw the OP AMP inverting configuration and derive an expression for its gain. Explain, how OP AMP can be used as integrator and differentiator.
- 12. Explain the function of
  - (i) R 2R ladder DAC
  - (ii). Counter type ADC.